

RECEIVED
CENTRAL FAX CENTER

JUN 14 2007

1 CLAIM LISTING

2
3 1. (Currently amended) A substrate with a via and pad structure for
4 connecting a surface mount component to conductive layers of the substrate, wherein
5 the surface mount component includes a package having an upper surface with
6 solderable terminal sides and a terminal end, comprising:

7 a substrate;
8 a plated via connected to the conductive layers;
9 a solder mask surrounding the plated via; and
10 a conductive pad with a conductive trace connected to the plated via, wherein the
11 solder mask exposes a part of the conductive pad that extends beyond the solderable
12 terminal sides of the surface mount component to increase solder formation [at]
13 between the conductive pad and the solderable terminal sides.
14

15 2. (Currently amended) The substrate with the via and pad structure of claim
16 1, wherein the solder mask covers and reduces solder formation at the terminal end of
17 the surface mount component.
18

19 3. (Currently amended) The substrate with the via and pad structure of claim
20 2, wherein the conductive pad includes a first arm and a second arm that extend
21 beyond the solderable terminal sides of the surface mount component.
22

23 4. (Original) The substrate with the via and pad structure of claim 3, wherein
24 the first arm and the second arm are symmetrically disposed on the substrate with
25 respect to the plated via.
26

27 5. (Original) The substrate with the via and pad structure of claim 2, wherein
28 the conductive pad includes a first arm, a second arm, and a body.
29
30

1 6. (Original) The substrate with the via and pad structure of claim 5, wherein
2 the first arm and the second arm are symmetrically disposed on the substrate with
3 respect to the plated via.

4
5 7. (Original) The substrate with the via and pad structure of claim 2, wherein
6 the conductive pad includes a T-shirt shaped structure.

7
8 8. (Original) The substrate with the via and pad structure of claim 7, wherein
9 the T-shirt shaped structure is symmetrically disposed on the substrate with respect to
10 the plated via.

11
12 9. (Original) The substrate with the via and pad structure of claim 2, wherein
13 the solder mask is keyhole shaped.

14
15 10. (Original) The substrate with the via and pad structure of claim 2, wherein
16 the solder mask covers the substrate partially or entirely except the conductive pad and
17 the plated via.

18
19 11. (Currently amended) The substrate with the via and pad structure of claim
20 2, further comprising a surface mount component electrically connected to the
21 conductive pad through solder joint(s), wherein the solder joints have a greater volume
22 at the solderable terminal sides than at the terminal end of the surface mount
23 component.

24
25 12. (Original) The substrate with the via and pad structure of claim 2, wherein
26 the substrate is part of a printed circuit board.

27
28 13. (Currently amended) The substrate with the via and pad structure of claim
29 2, wherein the substrate is part of a BGA package footprint.

1 14. (Currently amended) A substrate with a plurality of via and pad structures
2 for connecting a surface mount component to conductive layers of the substrate,
3 wherein the surface mount component includes a package having an upper surface with
4 first solderable terminal sides and a first terminal end and second solderable terminal
5 sides and a second terminal end, comprising:

6 a substrate;

7 a first plated via connected to the conductive layers;

8 a first solder mask surrounding the first plated via;

9 a second plated via connected to an associated conductive layer;

10 a second solder mask surrounding the second plated via;

11 a first conductive pad with a conductive trace connected to the first plated via,
12 wherein the first conductive pad includes a portion that is exposed to solder and
13 extends beyond the first solderable terminal sides of the surface mount component to
14 increase solder formation along the first solderable terminal sides; and

15 a second conductive pad with a conductive trace connected to the second plated
16 via, wherein the second conductive pad includes a portion that is exposed to solder and
17 extends beyond the second solderable terminal sides of the surface mount component
18 to increase solder formation along the second solderable terminal sides.

19 15. (Currently amended) The substrate with the plurality of via and pad
20 structures of claim 14, wherein the first solder mask covers and reduces solder
21 formation at [one] the first terminal end of the surface mount component and the second
22 solder mask covers and reduces solder formation at the [other] second terminal end of
23 the surface mount component.
24

25 16. (Previously presented) The substrate with the plurality of via and pad
26 structures of claim 15, wherein each of the first and second conductive pads include a
27 first arm and a second arm.
28
29
30

1 17. (Original) The substrate with the plurality of via and pad structures of
2 claim 16, wherein each of the first and second conductive pads is symmetric to the first
3 plated via and the second plated vias, respectively.
4

5 18. (Original) The substrate with the plurality of via and pad structures of
6 claim 15, wherein the first and second conductive pads include a first arm, a second
7 arm, and a body.
8

9 19. (Original) The substrate with the plurality of via and pad structures of
10 claim 18, wherein each of the first and second conductive pads is symmetric to the first
11 plated via and the second plated vias, respectively.
12

13 20. (Original) The substrate with the plurality of via and pad structures of
14 claim 15, wherein each of the first and second conductive pads include a T-shirt shaped
15 structure.
16

17 21. (Original) The substrate with the plurality of via and pad structures of
18 claim 20, wherein each of the T-shirt shaped structures is symmetric to the first and
19 second plated vias, respectively.
20

21 22. (Original) The substrate with the plurality of via and pad structures of
22 claim 15, wherein each of the first and second solder masks is a ring surrounding the
23 first and second plated vias, respectively.
24

25 23. (Original) The substrate with the plurality of via and pad structures of
26 claim 15, wherein each of the first and second solder masks is a keyhole shape and
27 surrounds the first and second plated vias, respectively.
28

29 24. (Original) The substrate with the plurality of via and pad structures of
30 claim 15, wherein each of the first and second solder masks cover the substrate

1 partially or entirely except the first and second conductive pads and the first and second
2 plated vias.

3
4 25. (Currently amended) The substrate with the plurality of via and pad
5 structures of claim 15, further comprising a surface mount component electrically
6 connected to the first and second conductive pads through solder joint(s), wherein the
7 solder joint(s) have a greater volume at each of the solderable terminal sides than at
8 each terminal end of the surface mount component.

9
10 26. (Currently amended) The substrate with the plurality of via and pad
11 structures of claim 15, wherein the separation along the substrate between the first and
12 second solder masks defines the length of the surface mount component to be
13 soldered.

14
15 27. (Original) The substrate with the plurality of via and pad structures of
16 claim 15, wherein the substrate is part of a printed circuit board.

17
18 28. (Currently amended) The substrate with the plurality of via and pad
19 structures of claim 15, wherein the substrate is part of a BGA package footprint.

20
21 29. (Original) The substrate with the via and pad structure of claim 2, wherein
22 solder mask is a ring surrounding the plated via.

23
24 30. (Withdrawn) A method of reducing solder wicking on a substrate with
25 associated conductive layers, comprising:

- 26 (a) forming a via and pad structure;
27 (b) masking around the plated via to reduce solder formation at the plated via;
28 (c) placing a component having terminal sides and a terminal end on the
29 conductive pad;
30 (d) extending the conductive pad beyond the terminal sides of the component to
increase solder formation along the terminal sides; and

1 (e) soldering the component to the conductive pad.

2
3 31. (Withdrawn) The method of claim 30, further comprising repeating steps
4 (a) through (e) for a plurality of via and pad structures.

5
6 32. (Withdrawn) The method of claim 30, wherein the conductive pad is a T-
7 shirt shaped structure.

8
9 33. (Withdrawn) The method of claim 31, wherein the masking around plated
10 via is accomplished by a keyhole shaped structure.

11
12 34. (Original) The substrate with the plurality of via and pad structures of
13 claim 14, wherein the first conductive pad extends beyond the terminal side of the
14 component a maximum distance that reduces solder wicking without generating
15 electrical shorts between the first conductive pad and an adjacent plated via.

16
17 35. (Withdrawn) A computer implemented method for calculating the
18 maximum distance of a conductive pad extending beyond the terminal side of a
19 component, wherein the component is placed diagonally in an array of four plated vias,
20 comprising:

21 (a) storing L1 representing the center-to-center distance of a first plated via and a
22 second plated via;

23 (b) storing L3 representing the length and L4 the width of the component;

24 (c) storing L5 representing the length of the conductive pad extending beyond the
25 terminal side;

26 (d) storing R representing an outer radius of a first plated via;

27 (e) storing X representing the minimum distance between the first plated via and
28 the conductive pad;

29 (f) calculating L2, representing the center-to-center distance between the first
30 plated via and a third plated via, by dividing L1 by $\sin 45^\circ$;

1 (g) calculating L8, representing the distance from the center of the first plated via
2 to the side of the component, by subtracting L4 from L2 and dividing by two;

3 (h) calculating L7, representing half the distance between the conductive pad and
4 an opposite conductive pad, by dividing L3 by two and subtracting L5;

5 (i) calculating L11 by summing R and X;

6 (j) calculating L9 by taking the square root of the difference of the square of L11
7 and the square of L7; and

8 (k) calculating L10 by subtracting L9 from L8, wherein L10 is the maximum
9 distance of the conductive pad extending beyond the terminal side of the component.

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30